High Current Solutions with WIRELAID® Technology

Your benefit

Caused by the increasing requirements of power and digital control electronics in almost every industry, PCB manufacturers are facing new challenges. To combine high currents and signals at the same time, the WIRELAID technology provides a partial power management as a competitive alternative to PCBs with thick copper technology or a parallel arrangement of additional layers. The concept of the WIRELAID technology is the use of embedded copper wires in a PCB.

As a result, standard conductors, which can only manage low currents, become high current tracks. This allows for the combination of power and signal processing electronics on one single board.

Your advantages

- Reduced system volume
- Wires replacing the thick copper
- Heat reduction due to smaller cross-sectional area of copper
- Elimination of connectors
- Reduction of number of layers
- Combination of power and signal processing electronics on one single layer
- Reduction of system costs
- Better soldering process in comparison with traditional thick copper technology
- Thinner copper layers
- Fewer thick copper areas through the use of partial power management

Available with UL listing type WE51, WE53 and WE53B.
Layer Stackup

Nomenclature

Outer layer
ML6 Wire@1@6

The example shows a multilayer with 6 layers and wires beneath layer 1 and layer 6.

Inner layer
ML6 Wire@2@5

The example shows a multilayer with 6 layers and wires beneath layer 2 and layer 5.

Isolation distance between wire and inner layer
Dependent on the specific stack up of the customer, which we are pleased to create for you.

The following considerations apply when selecting a WIRELAID variant:

- More complex logic circuits use SMD components, such as controllers and memory with fine contact pitches. To keep the supply layers free for ultra-fine conductive components, WIRELAID wires are moved to interior layers. EMC requirements and requirements for multiple supply voltages on inner layers can only be met with standard cores and lower copper thicknesses. The number of layers is mostly the same when compared with the multilayer standard, see layout ML6 Wire@2@5.

- If heat dissipation because of direct contact with the housing plays a part, or if power semiconductors such as IGBT or D²PAK are fitted directly on the outer layer, then this outer layer is used as a WIRELAID layer with soldered wires. See layout ML6 Wire@1@6. This should also be the goal for simpler logic circuits. Furthermore, many through-contacts and therefore costs are saved, if the power components can be attached directly on the land pad of the WIRELAID wires.

- For simple circuits, it may be possible to reduce the number of layers.
At the beginning of the WIRELAID process, the wires are fixed onto the under side of the copper foil using resistance welding. The wire is then welded again at the end of the trace and cut to the appropriate length.

The WIRELAID copper foil is then laminated onto a multilayer PCB using standard production processes. As a result the WIRELAID copper foil forms the external layer of the PCB. The WIRELAID wires are completely embedded. Finally the outer tracks are created using standard PCB processes.

**Production processes**

**WIRELAID flat wire**

**F 14**
- Cross-section area: 1.4 x 0.35 mm²
- Ø: 0.49 mm²
Design and fabrication data

PCB creation and technical specification

When using WIRELAID technology in your PCB stack up, add an additional help layer in Gerber format showing the relevant wires and widths. The wires are visible through circular apertures with a wire width of 1.4 mm. On the bottom layer, a pad must be positioned centrally to the point of welding. The wire should be covered in the design by a copper conductor.

Labelling fixed welding points

As a rule, all welding points are defined by the manufacturer. Should fixed welds be required at certain points, these must be defined on a separate layer by the customer!

Structure with angled wire path
Design Rules

Different potentials

Same potential

Dimensions (minimum)

<table>
<thead>
<tr>
<th></th>
<th>F 14</th>
<th>350 x 1400 µm²</th>
</tr>
</thead>
<tbody>
<tr>
<td>$L_1 \times B_1$</td>
<td>Pad size</td>
<td>3.5 x 3.0 mm²</td>
</tr>
<tr>
<td>LB</td>
<td>Track width above wire</td>
<td>1.9 mm</td>
</tr>
<tr>
<td>$A_1$</td>
<td>Distance of pitch between wires of separate potentials (considering the positioning of the pad)</td>
<td>1.9 mm + insulating distance*</td>
</tr>
<tr>
<td>$A_2$</td>
<td>Distance pitch of wires for same potential</td>
<td>1.8 mm</td>
</tr>
<tr>
<td>$S_{max}$</td>
<td>Maximum length of wire between welding points</td>
<td>70 mm</td>
</tr>
<tr>
<td>$S_{min}$</td>
<td>Minimum length of wire between welding points</td>
<td>3 mm</td>
</tr>
</tbody>
</table>

*Dependent on the thickness of the copper layer according to the current Basic Design Guide of Würth Elektronik at www.we-online.com

Wide solder pad and covering conductor in the case of wires with the same potential

Wire F14: $D = 1.4$ mm

<table>
<thead>
<tr>
<th>Number of wires $n$</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>Delta</th>
</tr>
</thead>
<tbody>
<tr>
<td>Solder pad $B$ [mm]</td>
<td>3.0</td>
<td>4.8</td>
<td>6.6</td>
<td>8.4</td>
<td>10.2</td>
<td>1.8</td>
</tr>
<tr>
<td>Covering conductor $LB$ [mm]</td>
<td>≥ 1.9</td>
<td>≥ 3.7</td>
<td>≥ 5.5</td>
<td>7.3</td>
<td>9.1</td>
<td>1.8</td>
</tr>
</tbody>
</table>

Distance from wire to drill holes

Drill holes with pad $> 0.2$ mm circumferential maximum wire projection: process-dependent 0.5 mm

Diameter of welding point: 1.0 mm

Wire with round aperture to be drawn in

$A_3 = 1.2$ mm + half end-diameter of drill hole

Drill holes for power elements

Please include in the layout: The WIRELAID wires may not be drilled through.
3D Design

- Wires need to be arranged at right angles to the bending area.
- The usage of an applicable bending (forming) tool is recommended.
- Bending radius ≥ 0.1 mm.
- Care has to be taken so that the bent parts are secured in the installed application to avoid further movement.

### Dimensions (minimum)

<table>
<thead>
<tr>
<th></th>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>Distance copper to milled edge</td>
<td>0.3 mm</td>
</tr>
<tr>
<td>F</td>
<td>Width of milled slot</td>
<td>( F = 0.4 \times (\text{thickness of PCB} - R) + 200 , \mu\text{m} )</td>
</tr>
<tr>
<td>K</td>
<td>Solder mask clearance in bending area</td>
<td>1.0 mm</td>
</tr>
<tr>
<td>R</td>
<td>Thickness of residual material</td>
<td>Thickness of wire + copper + solder mask + 150 , \mu\text{m}</td>
</tr>
</tbody>
</table>
The following diagrams show real measurement values under laboratory conditions and with a steady current. They serve as guidelines for a first layout without taking into account the power loss of components, layout influences and environmental conditions such as orientation and housing influences.

Where there are more than four F14 wires, the following can be assumed: per wire 12 A at ΔT = 20 K.

### Ampacity

**Wires welded under the external layer**

* copper foil 35µm + galvanic structure

**Wires welded under the internal layer**

* copper foil 35µm

* copper foil 70µm + galvanic structure

* copper foil 70µm

* copper foil 105µm + galvanic structure

* copper foil 105µm
Heat dissipation

Passive heat dissipation extends the service life of the power semiconductors.

This is achieved by a massive increase in heat sink directly below the component, for example, the types TO2xy or D²PAK over the wires that are welded there. This is optimally suited to the SMT components. The following is the results from a practical trial:

For the test set-up the PCBs were measured in a temperature-controlled loading gage at a constant environmental temperature of 22 °C. Solder pads were used for the power supply. The different currents are applied for five minutes to stabilise the thermal gradients, after which an infrared image was recorded.

For the test series, the design versions shown below were used.

Wires welded under external layers

- Cu Top
- Cu Layer 2
- Core
- Cu Layer 3
- Cu Bottom

Wires welded under internal layers

- Cu Top
- Copper 2
- Core
- Copper 3
- Copper Bottom

Investigative procedure for the calculation of the ampacity tables

Test set-up

- FR4 base material
- PCB thickness: 2.2 – 2.5 mm
- PCB profile: 115 x 80 mm²
- Equal copper flooding of 40% on each layer

For the test set-up the PCBs were measured in a temperature-controlled loading gage at a constant environmental temperature of 22 °C. Solder pads were used for the power supply. The different currents are applied for five minutes to stabilise the thermal gradients, after which an infrared image was recorded.

For the test series, the design versions shown below were used.

Wires welded under external layers

- Cu Top
- Cu Layer 2
- Core
- Cu Layer 3
- Cu Bottom

Wires welded under internal layers

- Cu Top
- Copper 2
- Core
- Copper 3
- Copper Bottom

Heat dissipation

With WIRELAID®

After approximately 5 seconds, one recognises the wires that conduct the power loss in the component. Heating of chip from Tu = 20 °C to Tmax at nominal power loss (16.5 W/cm²):

- Tmax = 55 °C without wires, right Tmax = 38 °C with wires. Significantly improved hot spot situation: According to Arrhenius, a temperature lower by 17 K corresponds to an extension in the life span by a factor of 4!
Cost comparison

In order to be able to decide whether to use a “standard” thick copper technology or WIRELAID for a serial production, it is important to have a reliable cost assessment or cost comparison at an early stage.

The following is a comparison of a frequently used design with partial high-current technology at the same current-carrying capacity.

<table>
<thead>
<tr>
<th>Standard ML6</th>
<th>WIRELAID ML6 Wire@2@5</th>
<th>WIRELAID ML6 Wire@1@6</th>
<th>WIRELAID ML4 Wire@2@3</th>
</tr>
</thead>
<tbody>
<tr>
<td>Basics</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Number of wires per production panel until cost parity is achieved</td>
<td>1,272</td>
<td>1,304</td>
<td>1,404</td>
</tr>
</tbody>
</table>

In all other variants, the price advantages for partial high-current solutions with WIRELAID technology are clear. The price advantage comes from the saving on 210 µm of copper on the inner layers and a significant reduction in material and etching costs. It is only with the use of 1,272, 1,304 or 1,404 WIRELAID wires per manufactured panel that the price advantage is really “exhausted”, in which case it is still not worth using the standard technology because WIRELAID offers tangible benefits in terms of both weight and the soldering process.

In the first WIRELAID variant (the second diagram from the left) with wires on the inner layer, an additional multilayer lamination is necessary. The cost advantage compared with thick copper construction are somewhat smaller as a result, but the design offers decisive advantages for logic layout on the outer layer because the WIRELAID wires are placed internally and the outer layer can be carried out with a thinner 35 µm or even a 18 µm copper foil. In this way, even ultra-fine lines on the outer layer are possible without any problems.

Further cost comparisons are available on request.

“"We would like to highlight both the technological benefits and the cost advantages to our customers."”
Andreas Schilpp, responsible product manager for high current applications at Würth Elektronik
Cost comparison at system level

For more complex systems the greatest saving potential exists at system level. Logic modules may be integrated due to the possibility of combining high current and logic on a circuit board. Alongside a simpler WIRELAID circuit board, this enables the entire system to be optimised. The following example should make this clear:

Starting situation:
A multilayer circuit with six layers, each 105 μm copper, handles the high current job. The logic is implemented on a module with fine-conductor technology and by means of a plug connector on the main circuit board.

New solution with WIRELAID:
The logic module can be fully integrated thanks to the fine-conductor structures on the mounting position. The jointing technology is no longer required along with all other system costs for the module and the “marrying up”.

The simpler system now offers the following savings (sample calculation):

<table>
<thead>
<tr>
<th></th>
<th>Previous solution</th>
<th>New solution</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>System</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ML6 105μm power board, logic module and jointing technology</td>
<td>€ 6.50</td>
<td>€ 5.90</td>
</tr>
<tr>
<td><strong>Main circuit board</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Logic module</td>
<td>€ 1.00</td>
<td>–</td>
</tr>
<tr>
<td>Connection parts</td>
<td>€ 2.00</td>
<td>–</td>
</tr>
<tr>
<td>Assembly setup costs</td>
<td>€ 1,000</td>
<td>€ 500</td>
</tr>
<tr>
<td>Paste stencils</td>
<td>€ 400</td>
<td>€ 200</td>
</tr>
<tr>
<td>AOI test</td>
<td>€ 250</td>
<td>€ 125</td>
</tr>
<tr>
<td>Test costs</td>
<td>€ 500</td>
<td>€ 250</td>
</tr>
<tr>
<td>Setup costs per order</td>
<td>€ 400</td>
<td>€ 200</td>
</tr>
<tr>
<td>Storage and logistics</td>
<td>3 x</td>
<td>1 x</td>
</tr>
</tbody>
</table>

The costs in this example can be practically halved. Also impressive is the enormous potential for savings in the set-up costs that are, in absolute terms, especially crucial for small quantities.

Further system-dependent benefits result from the lower copper content = lower thermal capacity:
- Clear simplification of the soldering process, saving on processing costs for special soldering processes, higher yield
- Manual and selective soldering is now possible, also in the case of repairs
- Noticeable weight reduction
Power elements

Power elements are suitable for connecting to WIRELAID circuit boards. In SMD technology, they can be fully automatically assembled, can be used up to 50 A and offer very high retention forces and torques. In press-fit technology, they are also available for currents up to 300 A and down to an M10 connection thread.

The following specifications apply to press-fit technology:

Borehole specification for chemical surfaces

- \( \Phi 1.60 \pm 0.03 \) mm
- min. 0.10 mm
- min. 25 \( \mu \)m Cu max. 60 \( \mu \)m

Borehole specification for HAL

- \( \Phi 1.45 \pm 0.05 \) mm
- max. 15 \( \mu \)m Sn
- min. 25 \( \mu \)m Cu max. 60 \( \mu \)m

More information about high-current applications in combination with logic can be found here: www.we-online.com/power